Strained boron-doped Si 1Ϫx Ge x layers with different Ge mole fractions were selectively deposited by ultrahigh vacuum chemical molecular epitaxy to form shallow p ϩ -n junction suitable for raised source/drain metal-oxide-semiconductor field effect transistor applications. Detailed electrical characterizations were performed. Our results show that the reverse leakage current could be optimized by a rapid thermal annealing at 950°C for 20 s, and a near perfect forward ideality factor ͑i.e., Ͻ1.01͒ is obtained for the p ϩ -n Si 1Ϫx Ge x /Si junction. By analyzing the periphery and area leakage current components of p ϩ -n Si 1Ϫx Ge x /Si junctions with various perimeter lengths and areas, the degree of misfit dislocations and undercut effect were studied. The specific contact resistance was found to decrease as Ge mole fraction increases. Junction depth measurements also show that the junction depth decreases monotonically with increasing Ge mole fraction. The reduced B diffusion constant is attributed to the increasing Ge gradient in the transition region. © 2001 American Institute of Physics. ͓DOI: 10.1063/1.1321022͔
I. INTRODUCTION
Heterojunction bipolar transistors with Si 1Ϫx Ge x bases have been extensively studied in order to overcome the conflicting requirements between base-resistance and transittime limitation inherent in the conventional bipolar transistors. [1] [2] [3] In addition, the SiGe layer has also been proposed for forming the raised source/drain regions of metaloxide-semiconductor ͑MOS͒ field-effect transistors, as well as for optical device applications. 4, 5 With a recent surge in research interest of the sub-0.1 m complementary MOS technologies, the issue of forming a shallow p ϩ source/drain junction with low contact resistivity to minimize the short channel effects while maintaining the high current drivability has been highly researched. Unfortunately, the conventional ion implantation method has become increasingly difficult for forming the required shallow junction due to channeling and radiation damage. To overcome these problems, several methods have been proposed. Among them, the simplest and the most promising approach appears to be the use of an upper doped layer. [6] [7] [8] [9] [10] [11] The upper doped layer can be selectively deposited on the active region to form a shallow junction by several methods including rapid thermal chemical vapor deposition ͑RTCVD͒, 12 and ultrahigh vacuum chemical molecular epitaxy ͑UHVCME͒.
7 For ultralarge-scale-integration applications, however, it is crucial to minimize postdeposition dopant redistribution during subsequent thermal processes. Although this can be accomplished by reducing the subsequent thermal budget, it usually places severe constraint on the subsequent process flexibility. Therefore, it would be advantageous to achieve minimum dopant redistribution by reducing the dopant diffusion constant. Previously, it has been pointed out that B diffusion from SiGe to Si is reduced in the SiGe/Si system due to the stress compensation effect. 9, 10 In addition, misfit dislocation density is lowered by using selective epitaxial growth, compared to that of other large area deposition methods. 13, 14 The selective epitaxial growth ͑SEG͒ feature is also advantageous in reducing the undesirable parasitic capacitance that often limits the transistor performance. Previously, the physical and electrical characteristics of selective SEG SiGe/Si diodes using RTCVD has been studied. 15, 16 The propagation of misfit dislocations was discussed. Diodes fabricated in small deposited regions were shown to demonstrate more ideal forward characteristics than those fabricated in large regions. However, the effects of Ge ratio on the physical and electrical characteristics was not investigated. The present article examines the structural and electrical properties of SEG Si 1Ϫx Ge x /Si p ϩ -n heterojunction diodes by using UHVCME-deposited Si 1Ϫx Ge x layers with different Ge mole fractions x on wafers containing oxide patterns. Besides being a low temperature process, UHVCME is also known to be advantageous in minimizing the impurity contamination due to its low base pressure. The electrical characteristics and dislocations caused by undercut effects and misfit at Si 1Ϫx Ge x /Si interface were studied in detail by measuring diodes with various perimeter lengths and areas. A relative lower contact resistance is obtained with higher Ge composition in the Si 1Ϫx Ge x layer. Finally, the junction depth reduction as a result of reduced B diffusion coefficient with increasing Ge composition is also discussed.
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II. EXPERIMENTS
n-type 6 in. ͑100͒ silicon wafers of 10-15 ⍀ cm resistivity were used as the starting Si substrates. A 300 nm isolation oxide was first formed to define the active areas with various periphery and area ratios ( P/A). Then, following a standard RCA clean and a 1:50 HF:H 2 O dip, a 100 nm B-doped Si 1Ϫx Ge x (xϭ0.09, 0.14, and 0.2͒ layer was selectively deposited using the UHVCME system described previously. 7 Briefly, the growth chamber was pumped with a 1000 l/s turbomolecular pump to a standby base pressure of 2ϫ10 Ϫ10 Torr. Wafers were first loaded into the loading chamber, and immediately transferred to the growth chamber for selective epitaxial growth. A base pressure of 1 ϫ10 Ϫ9 Torr was routinely established within 1 min after the wafer transfer process. Next, wafers were heated to the final deposition temperature of 550°C at a ramp rate of ϳ150°C/ min. For growing the in situ B-doped Si 1Ϫx Ge x layer, pure Si 2 H 6 , GeH 4 , and B 2 H 6 were introduced into the growth chamber. The chamber pressure was maintained below 1 ϫ10 Ϫ3 Torr during epitaxial growth by the turbomolecular pump. Then, a 200 nm tetraethylorthosilicate passivation oxide was deposited, which was followed by a rapid thermal anneal ͑RTA͒ at various temperatures for dopant activation and outdiffusion. After contact opening, the TiN/Al-4%Cu/ TiN/Ti four-layer metal was then sputtered and patterned to form the metal interconnect. Finally, wafers were sintered in N 2 /H 2 at 400°C before measurements.
The electrical characteristics were measured by a HP4145B semiconductor parameter analyzer. The sheet resistance was extracted using both the transmission length method ͑TLM͒ 17 and cross-bridge resistor method, while the contact resistance was measured by both TLM and Kevin cross structures. Finally, the diffusion profile was measured by using secondary ion mass spectroscopy ͑SIMS͒ in a Cameca IMS5f apparatus. To obtain better accuracy, boron and oxygen profiles were obtained by using O 2 ϩ and Cs ϩ , respectively, as the primary ion beams.
III. RESULTS AND DISCUSSION
A. Electrical characteristics Figure 1 shows the forward and reverse current-voltage characteristics of Si 1Ϫx Ge x diodes with different Ge compositions. All samples were annealed at 950°C for 20 s. It can be seen that the reverse leakage current increases only slightly with increasing Ge composition. However, the saturation current increases dramatically with increasing Ge ratio, i.e., the saturation current density J S is 63.8, 90.6, and 108.0 nA/cm 2 for Si control, Si 0.91 Ge 0.09 , and Si 0.86 Ge 0.14 SEG diodes, respectively. A larger J S for the SiGe diodes with higher Ge composition is believed to be due to the increasing misfit dislocations caused by Ge atoms. In addition, at high current level, the Si 0.86 Ge 0.14 diode also depicts the highest forward current among the splits, indicating a low contact resistance between metal and semiconductor junction and therefore a lower effective series resistance. .   FIG. 3 . The leakage current density J R vs P/A ratio of SEG Si 1Ϫx Ge x diodes which were annealed at 950°C for 20 s. J R is the reverse leakage current density of the p ϩ -n junction at Ϫ5 V.
It is also worth noting here that the Si 0.91 Ge 0.09 SEG diode depicts an ideality factor of better than 1.01 for over 7 decades.
The forward ideality factors versus Ge composition for different RTA conditions are plotted in Fig. 2 . As Ge composition increases, generally the ideality factor increases due to the increasing amount of misfit dislocations associated with more Ge atoms. For a sufficient RTA thermal budget ͑e.g., 950°C, 20 s͒, the measured junction depth is deeper than 50 nm, and a near-perfect ideality factor is obtained. However, as the junction depth becomes shallower, such as the case for samples receiving RTA at 900°C for 30 s with a junction depth of about 44 nm, the ideality factor increases slightly from 1.028 to 1.084 for the Si 0.86 Ge 0.14 diode. This is because with a shallower junction, more Ge atoms would increase the amount of defects lying within the depletion region, giving nonideal behavior. Figure 3 shows the plots of reverse leakage current density J R versus the the P/A ratio for diodes with different Ge compositions. All samples were annealed at the optimum RTA condition of 950°C for 20 s. The reverse leakage current density was measured at Ϫ5 V. By separating the reverse leakage current density J R into the area component J A (nA/cm 2 ) and the periphery component J P ͑nA/cm͒, and by using the equation
J A can be found by the intersection of the straight line with the vertical axis, while J P can be found by the slope of the straight line. The resultant J A and J P derived from these curves are summarized in Fig. 4 . It can be seen that J P values in a diode with a square or wide rectangular area are in general small and exhibit little change as Ge composition changes, suggesting the undercut effects along the isolation oxide edge during SEG process is reasonably small. In contrast, J A values are relatively large and also increase with increasing Ge composition. This is believed to be due to the severe extension of misfit dislocations formed at the Si 1Ϫx Ge x /Si interface. 15 As a result, the areal leakage current constitutes a significant portion of the total leakage current, and degrades the reverse leakage performance. With increasing Ge composition, both the area and periphery leakage currents increase. Increased Ge content atoms result in more severe misfit dislocations and defects along the interface region, and thus worsen the leakage current.
Measurement of specific contact resistivity C was performed using both the TLM 17 and cross bridge Kelvin resistors. The results are summarized in Fig. 5 . Only a small difference in specific contact resistivity C can be observed between the two methods. Theoretically, the barrier height BP formed at the metal/semiconductor interface is known to be a critical factor in determining the contact resistivity C . It is known that the energy-band gap E g of Si 1Ϫx Ge x changes from 1.12 to 0.66 eV with increasing Ge mole fraction, and the conduction band edges are almost at the same level in metallurgical Si and SiGe junctions. However, the potential difference of the valence band will cause the lowering of the Schottky barrier height ͑SBH͒ in metal/p ϩ Si 1Ϫx Ge x junction. 18 For the pseudomorphic p-Si 0.86 Ge 0.14 layer, the SBH is expected to be lower than that of metal/p ϩ Si by 0.07 eV, which effectively reduces the specific contact resistivity C . From Fig. 5 , the specific contact resistivity indeed decreases as the Ge relative ratio changes from 0 to 0.14, as predicted. A minimum C value of 4.8 ⍀ cm 2 is observed for the Si 0.86 Ge 0.14 sample with low level in situ boron concentration of 1ϫ10 19 cm Ϫ3 in the p ϩ region. However, the C value jumps to a high value for a higher Ge ratio of 0.2. This is believed to be due to severe dislocations at the Si 0.8 Ge 0.2 /Si interface.
To study misfit dislocations and dislocations formed by undercut effects in detail, the sheet resistance S of each sample was measured by crossbridge Kevin resistors. The measured sheet resistance as a function of linewidth for various samples is plotted in Fig. 6 . For the Si SEG control sample, sheet resistance decreases as the resistor linewidth decreases and reaches a minimum value of 123 ⍀/ᮀ for the Si control sample. This is because for a wider SEG area, the occurrence of dislocations and defects between the Si SEG region/Si substrate increases due to the propagation of misfit dislocation, 15 which leads to a higher sheet resistance value. On the contrary, for the Si 0.91 Ge 0.09 and Si 0.86 Ge 0.14 samples, the sheet resistance increases as the linewidth decreases, due to dislocations caused by undercut around the field oxide edge. The undesirable undercut effect is believed to be formed during the prebake process which is used for oxide removal prior to the selective epitaxy growth. 16 The prebaking temperature was kept at 1000°C for 10 s. The boundary between substrate and patterned oxide can be attacked by such a preclean process. During subsequent selective epitaxial deposition, the attacked region was partially refilled. Certain defects and dislocations were formed and nucleated at the edges of the oxide. This phenomenon is more apparent for the resistor with higher P/A ratio. Finally, for the Si 0.8 Ge 0.2 sample, the sheet resistance decreases as the linewidth decreases. This is because for the sample with a high Ge ratio, the Si 0.8 Ge 0.2 /Si interface misfit dislocations in the active region is much more severe than the undercut effects.
The effects of Ge composition on the sheet resistance value are shown in Fig. 7 . The sheet resistance was measured by both TLM and crossbridge resistors. It can be seen that both methods yield the same trend that with more Ge mole fraction in the SEG region, the value of sheet resistance becomes higher, due to the increasing amount of misfit dislocations with more Ge atoms. Figure 8͑a͒ shows the SIMS boron profiles of the SEG Si 1Ϫx Ge x structure with different Ge compositions. All samples were annealed at 950°C for 20 s. The B concentration in the underlying Si substrate becomes lower with increasing Ge composition in the SEG region. Furthermore, the depth of the p ϩ n junction is significantly reduced by using the Si 1Ϫx Ge x /Si structure. In addition, all the B profiles, irrespective of Si or SiGe samples, are very similar to each other, indicating that the B diffusion constant in the SiGe layer is nearly identical to that in Si. [8] [9] [10] On the other hand, from the previous studies, the decrease of boron diffusion coefficient occurs only at the Si 1Ϫx Ge x /Si interface region, which is the transition region from Si 1Ϫx Ge x to Si. By increasing Ge composition in the SiGe layer, the Ge gradient in the transition region also increases, thus the effective B diffusion constant could be reduced. As a result, the reduction of boron junction depth is effective when the junction depth is located in the underlying Si substrate. By defining the junction depth as the depth when the B concentration equals 2ϫ10 17 cm Ϫ3 , the junction depth value for all the samples are summarized in Fig. 8͑b͒ . It can be seen clearly that the junction depth decreases monotonically as Ge composition increases. Figure 9͑a͒ shows the boron SIMS profiles of the Si 0.91 Ge 0.09 sample after annealing at various temperatures for 10 s. The calculated junction depths are plotted in Fig. 9͑b͒ . All the profiles are similar to each other. In addition, the incremental change of junction depth X J is slower than that of the pure Si sample, i.e., for the Si sample with RTA at 1000°C for 10 s, X J ϭ62 nm; however, for the Si 1Ϫx Ge x sample at the same condition, X J only equals 56 nm.
B. SIMS boron profiles and junction depth

IV. CONCLUSION
The electrical characteristics of shallow p ϩ /n diodes fabricated by selective epitaxial growth of the boron-doped Si 1Ϫx Ge x layer deposited by UHVCME were reported. It was found that the reverse leakage current could be optimized by a RTA at 950°C for 20 s with near ideal forward characteristics for the Si 1Ϫx Ge x diodes. The specific contact resistance is found to improve with increasing Ge mole fraction. In addition, the junction depth decreases with increasing Ge composition, due to reduced B diffusion constant as a result of increasing Ge gradient in the transition region. However, due to the severe undercut effects along the localized oxidation of silicon field oxide edge during the SEG process, the periphery leakage current constitutes a significant portion of the total leakage current, and degrades the reverse leakage performance. The generalized information in this study should be useful for novel solid phase diffusion process and MOS field effect transistor applications.
